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 14 
Abstract 15 
As novel absorber materials are developed and screened for their photovoltaic (PV) properties, the 16 
challenge remains to reproducibly test promising candidates for high-performing PV devices. 17 
Many early-stage devices are prone to device shunting due to pinholes in the absorber layer, 18 
producing “false negative” results. Here, we demonstrate a device engineering solution towards a 19 
robust device architecture, using a two-step absorber deposition approach. We use tin sulfide (SnS) 20 
as a test absorber material. The SnS bulk is processed at high temperature (400˚C) to stimulate 21 
grain growth, followed by a much thinner, low-temperature (200˚C) absorber deposition. At lower 22 
process temperature, the thin absorber overlayer contains significantly smaller, densely packed 23 
grains, which are likely to provide a continuous coating and fill pinholes in the underlying absorber 24 
bulk. We compare this two-step approach to the more standard approach of using a semi-insulating 25 
buffer layer directly on top of the annealed absorber bulk, and demonstrate a more than 3.5x 26 
superior shunt resistance Rsh with smaller standard error σRsh. Electron-beam induced current 27 
(EBIC) measurements indicate a lower density of pinholes in the SnS absorber bulk when using 28 
the two-step absorber deposition approach. We correlate those findings to improvements in the 29 
device performance and device performance reproducibility.  30 
 31 
1. Introduction 32 
The rapid performance improvement of lead halide perovskite solar cells has spurred the search 33 
for non-toxic, earth-abundant perovskite-inspired photovoltaic (PV) materials.1–3 To validate the 34 
PV potential of these candidates, it remains an important challenge to demonstrate high-35 
performing PV devices. Many early-stage devices based on new-emerging perovskite-inspired 36 
absorber materials are prone to device shunting due to pinholes in the absorber layer, caused by 37 
unoptimized fabrication processes.4–6 There is the danger that early-stage low power conversion 38 
efficiencies (PCE) due to shunting effects may contribute to “false negative” results. Hence, there 39 
is an urgent need to engineer more robust device architectures that allow for rapid PV device 40 
performance testing of novel absorbers without sacrificing device performance due to shunting 41 
losses. Yokoyama et al. have recently introduced a modified vapor assisted solutions processing 42 
method for more uniform and pinhole-free thin film fabrication via solution.7 Pinhole treatments 43 
in thin films has previously been developed for large area amorphous silicon8 as well as cadmium 44 
telluride solar cells9.  45 
 46 
 2 
Tin sulfide is a promising, emerging thin film absorber candidate; tin (Sn) and sulfur (S) are both 1 
scalable and non-toxic constituents. The SnS molecule congruently evaporates as one molecule at 2 
temperatures below 600˚C, allowing for potentially low manufacturing costs. Due to its high 3 
optical absorption coefficient in the visible spectrum (> 105 cm-1),10–12 film thicknesses below 1 4 
Pm are sufficient to absorb most of the incident sunlight. Despite its promising PV properties, 5 
devices based on SnS are still underperforming compared to the theoretical maximum efficiency 6 
of 32%, assuming a bandgap of 1.1 eV.13 In recent years NREL certified record efficiencies of K 7 
= 3.88% and K = 4.36% have been achieved via thermal evaporation (TE) and atomic layer 8 
deposition (ALD), respectively.14,15  9 
A performance loss analysis of TE SnS solar cells suggests that the device performance and 10 
performance reproducibility of TE SnS solar cells is affected by a low shunt resistance Rsh (74 : 11 
cm2), which reduces the fill factor (FF) and open-circuit voltage VOC.14 The low shunt resistance 12 
might result from pinholes in the SnS bulk and current pathways around the edges of the device.14 13 
Experimental data of identically fabricated one-step deposition baseline devices indeed reveals a 14 
correlation between the shunt resistance and the VOC, as shown in Figure 1. A low Rsh < 200 Ω cm2 15 
limits the VOC potential and reproducibility of the device (see grey-shaded area). For Rsh > 200 Ω 16 
cm2, the number of devices with a VOC of (330 ± 30) mV significantly increases. Figure 1 reveals 17 
only observe three outliers with a VOC well below 300 mV for Rsh > 200 Ω cm2. Overall, a higher 18 
shunt resistance enables a higher VOC and improves performance reproducibility. The trend in 19 
experimental data (blue dots) matches the expected trend seen in device simulations (red line), 20 
when varying the Rsh, using a previously developed optoelectronic model16 with all other device 21 
parameters kept constant at the values used in reference 16. In addition, calculations predict a 15% 22 
relative improvement in the FF and thus in the overall device performance if Rsh can be increased 23 
to 1000 Ω cm2.14 Hence, a simple but reliable approach towards mitigation of shunt losses in early-24 
stage thin film device may allow for rapid material and device evaluation before final device 25 
optimization is completed, with a reduced risk of “false negatives” from shunting. 26 
 27 
In this work, we investigate the root cause of shunting losses in thin film solar cells and its impact 28 
on performance and performance reproducibility. We study SnS thin film substrate-style solar 29 
cells. We test the hypothesis that many of our solar cells suffer from a low device shunt resistance 30 
due to pinholes in the SnS absorber bulk. We use electron-beam induced current (EBIC) 31 
measurements to image through-thickness current pathways in the SnS absorber. We demonstrate 32 
a two-step absorber deposition approach that appears to block pinholes and thus improves the shunt 33 
resistance Rsh. As a result, we observe enhanced solar cell performance and performance 34 
reproducibility. This two-step deposition approach is generalizable, and may be applicable to other 35 
thin film opto-electronic device structures as a shunt mitigation engineering solution. 36 
 37 
The design of a robust thin film device architecture will be essential for our ongoing work on SnS 38 
bulk engineering and testing the impact on device performance. The two-step deposition method 39 
will allow the use of more conductive buffer layers in substrate-style device configurations. Here, 40 
we use tin sulfide as a proof-of-concept materials systems. Device shunting due to pinhole 41 
formation has been observed in other polycrystalline thin film materials as well. Novel 42 
polycrystalline absorber materials such as antimony selenide (Sb2Se3)27 and copper antimony 43 
sulfide (CuSbS2)28 have been successfully applied in photovoltaic devices. However, shunt 44 
resistances have been reported which may limit the device performance to-date. When exploring 45 
novel promising classes of materials for thin film device applications (e.g., nitride semiconductors 46 
 3 
for solar energy conversion29), it will be important to avoid false-negatives due to device shunting. 1 
We believe that the here presented two-step absorber deposition approach (in particular the 2 
combination of a high-temperature and subsequent low-temperature step) is generalizable, and 3 
may be applicable to a variety of novel thin film materials (potentially even beyond photovoltaic 4 
applications). 5 
 6 
 7 
Figure 1 Open-circuit voltage VOC of identically fabricated SnS one-step deposition baseline devices plotted as a 8 
function of the illuminated shunt resistance Rsh. An increase in Rsh leads to an increase in VOC and a smaller standard 9 
error in VOC. The trend in experimental data (blue dots) matches the expected trend seen in device simulations (red 10 
line), when varying the Rsh, using a previously developed optoelectronic model16 with all other device parameters kept 11 
constant at the values used in reference 16. The grey shaded area highlights the regime of low Rsh resulting in low VOC. 12 
For Rsh > 200 Ω cm2, the number of devices with a VOC of (330 ± 30) mV significantly increases with the exception 13 
of only three outliers showing a VOC well below 300 mV. 14 
 15 
 16 
2. Experimental Methods 17 
SnS substrate-style devices were fabricated on commercial Si/SiO2 wafers. The wafers were 18 
cleaned in a hot solvent bath and nitrogen-dried prior to the molybdenum (Mo) back contact 19 
deposition. The SnS bulk was deposited in a single-source custom-made thermal evaporator at a 20 
substrate temperature of 240 ± 30 ˚C. Further details on the back contact and absorber bulk 21 
deposition can be found in reference 14. The SnS bulk was annealed for 60 minutes in 4% H2S in 22 
N2 at 400˚C, with a total pressure of 28 ± 1 Torr. For the SnS one-step deposition baseline devices, 23 
the thermally evaporated SnS thin film was exposed to ambient air for 24 hours to grow a thin 24 
SnOx layer prior to the buffer layer deposition. For the two-step absorber deposition devices, the 25 
thermally evaporated SnS thin film was transferred from the annealing furnace to the atomic layer 26 
deposition (ALD) chamber. During the transfer the film was exposed to air for less than two 27 
 4 
minutes. A second thin SnS absorber layer (75 nm) was grown via ALD at 200˚C before applying 1 
the same surface oxidation procedure as to the baseline SnS samples. The n-type buffer layer was 2 
grown via ALD at 120˚C on all SnS device samples, comprising 30 nm of nitrogen-doped Zn(O,S) 3 
with a S/Zn ratio of 1:14 and 10 nm ZnO. Indium tin oxide (ITO) with a sheet resistance of 40 4 
Ω/sq was sputtered as the transparent top contact, using a shadow mask. Ag fingers and contact 5 
pads were deposited via e-beam evaporation and used for metallization. 6 
 7 
The morphology of the SnS thin films was imaged by field-emission scanning electron microscopy 8 
(FESEM, Zeiss, Ultra-55). Cross-sectional EBIC measurements were performed at MIT, using an 9 
FEI Helios NanoLab dual-beam system equipped with a Point Electronic DISS 5 EBIC system, at 10 
an accelerating voltage of 5 kV and beam current of 86 pA. The device cross-section was polished 11 
before the EBIC measurement using argon ion milling (JEOL cross section polisher), at an 12 
accelerating voltage of 5 kV and argon flow rate of 6 sccm for 4 hours. 13 
 14 
The solar cells were characterized at room temperature (24.9qC) by current density-voltage (J-V) 15 
and external quantum efficiency (EQE) measurements at MIT, using a Keithley 2400 sourcemeter. 16 
The standard illumination of 100 mW cm-2 was generated by a Newport Oriel 91194 solar 17 
simulator with a 1300 W Xe-lamp using an AM1.5G filter, and a Newport Oriel 68951 flux 18 
controller calibrated by a silicon reference cell equipped with a BK-7 window, certified by the 19 
National Renewable Energy Laboratory (NREL). The area of each device is 0.27 cm2, defined by 20 
the ITO area. The EQE measurements were performed with a PV Measurements Model QEX7 21 
tool. In addition, a representative SnS baseline device was characterized with and without a light 22 
mask (area of 0.22 cm2) by the cell certification team at NREL. The light mask is used as an 23 
additional tool to define the active device area under illumination. Device simulations were 24 
performed using a solar cell capacitance simulator (SCAPS).17 The shunt resistance Rsh in the dark 25 
and under illumination was derived from the slope of the J-V curve at zero voltage. 26 
 27 
 28 
3. Results and Discussions 29 
 30 
3.1.High-temperature treatment of polycrystalline thin films 31 
High-temperature (HT) treatments have been shown to stimulate grain growth in various 32 
polycrystalline thin film absorber materials (e.g., CZTS,18–20, CdTe21 and lead halide 33 
perovskites22), contributing to enhanced device performances due to reduced charge carrier 34 
recombination losses at grain boundaries. Similarly, we have found HT treatments of the SnS 35 
absorber films to result in significant grain growth and increased charge carrier transport 36 
properties.23,24 Figure 2 reveals plan-view and cross-sectional scanning electron micrographs 37 
(SEM) comparing small-grained (< 500 nm), as-deposited SnS thin films at 240qC (top row) to 38 
large-grained (~ 1μm), annealed SnS thin films at 400qC in H2S atmosphere (bottom row).  39 
 40 
HT treatments, however, may also cause voids and cracks in the polycrystalline SnS thin films due 41 
to locally unfavorable surface energetics and/or coefficients of thermal expansion. The SEM of 42 
the annealed SnS thin films suggest some void formation along grain boundaries. The simplified 43 
schematics on the left illustrate the effect of HT treatment on the thin film morphology. The as-44 
deposited film at low temperature (LT, here 240qC) is densely packed, forming a continuous film. 45 
The annealed film at HT exhibits discontinuities due to the formation of holes, cracks and/or 46 
 5 
isolated voids upon grain growth. Note that these discontinuities upon HT treatment have been 1 
observed in SnS thin films independent of the deposition technique (thermal evaporation and 2 
atomic layer deposition).25 3 
 4 
When depositing the ALD n-type buffer material post absorber treatment, it may fill voids in the 5 
underlying HT absorber bulk, providing direct current pathways between the Mo back contact and 6 
the n-type buffer layer. ALD is known to provide conformal coating even in high-aspect ratio gaps 7 
and trenches.26 In the traditional device architectures as used in reference 14, the choice of buffer 8 
layer is thus limited to semi-insulating materials. To enable the use of more conductive buffer layer 9 
materials, which may promote beneficial interface band bending in the absorber layer, we develop 10 
a simple approach to fill voids in the HT SnS bulk. We propose the deposition of a thin, continuous 11 
SnS overlayer prior to the buffer deposition. We process the second, thin SnS overlayer (75 nm) 12 
via ALD and at a lower temperature (120qC) to grow densely packed small SnS grains.  13 
 14 
 15 
 16 
 17 
Figure 2 Morphology comparison of as-deposited SnS thin films at 240˚C (top) and sister samples annealed at 400˚C 18 
in an H2S atmosphere. The left: simplified schematics comparing  dense packing of smaller grains (< 500 nm) at low-19 
temperature (LT) and grain growth as well as void formation at high-temperature (HT). The right: SEM in plan-view 20 
and cross-section of SnS thin film before and after H2S annealing at 400˚C. The scale bar is 500 nm. 21 
 22 
3.2.Two-step absorber deposition approach 23 
We use cross-sectional SEM and EBIC to visualize the impact of the two-step deposition approach 24 
on pinhole-filling and device shunting. Results are compared to the one-step deposition baseline 25 
device. Figure 3 reveals device cross-sections of a representative one-step deposition baseline 26 
device (Figure 3a) and a representative two-step deposition device (Figure 3b). The SEMs on the 27 
left reveal cracks in the annealed SnS bulk in both devices. For the baseline device, the EBIC data 28 
shows current collection along the entire length of the crack, implying that the crack in the baseline 29 
device becomes a through-thickness current pathway, reducing the shunt resistance of the device. 30 
In the two-step deposition device, however, the LT SnS overlayer appears to successfully coat the 31 
bottom of the crack in the HT SnS bulk, preventing a detrimental through-thickness current 32 
 6 
pathway. The EBIC data in Figure 3b suggests that the crack is only partially filled by the LT SnS. 1 
We detect no through-thickness current in EBIC at the location of the through-thickness crack in 2 
the two-step device.  3 
 4 
Note that Figure 3 shows only a small area of each device, focusing on a representative crack 5 
between two large SnS grains. We compared the cross-section of each representative device over 6 
a lateral distance of 500 μm. In total we observe ten cracks in the SnS absorber layer in the one-7 
step deposition baseline device and six cracks in the two-step absorber deposition device, which 8 
may contribute to the device leakage current. In the one-step deposition device, we identify five 9 
out of the ten cracks as performance limiting through-thickness current pathways. In the two-step 10 
deposition device, however, we observe only one through-thickness current pathway out of six 11 
detectable cracks. Based on the present EBIC data, the likelihood of cracks resulting in through-12 
thickness current pathways is reduced from 50% to 16%. Table I summarizes the numbers of 13 
cracks and through-thickness current pathways for both device types.  14 
 15 
The EBIC data indicate a lower through-thickness crack density and lower through-thickness 16 
currents in the two-step absorber deposition devices. Since EBIC is a powerful but time-intensive 17 
measurement technique, the data presented here do not provide enough statistics to quantify fully 18 
the impact of the two-step deposition approach on device shunting, but rather shows a relative 19 
comparison within the studied device areas. 20 
 21 
 22 
Table I The numbers of cracks and through-thickness current pathways in the SnS absorber bulk that are observed 23 
in a representative one-step deposition device and two-step deposition device across a total lateral distance of 500 24 
μm. 25 
Device  
architecture 
# of detectable  
cracks (SEM) 
# of through-thickness  
current pathways (EBIC) 
One-step deposition 10 5 
Two-step deposition 6 1 
 26 
 27 
 7 
 1 
Figure 3 Cross-sectional SEM and EBIC measurements of SnS substrate-style devices. a one-step absorber deposition 2 
with high-temperature (HT) treatment as applied in the baseline SnS substrate-style device architecture. Cracks in the 3 
annealed SnS bulk become preferred through-thickness current pathways, creating pathways of lower resistance 4 
between the Mo back contact and the buffer layer and transparent conductive oxide (TCO) on top, as demonstrated in 5 
the EBIC image. b two-step absorber deposition approach employing a second, thin SnS overlayer deposited via ALD 6 
at low-temperature (LT) to fill voids in the HT SnS bulk and to prevent detrimental through-thickness current 7 
pathways. Despite the appearance of a crack in the absorber layer, there is no through-thickness EBIC signal that 8 
would indicate a shunt pathway. The scale bar is 400 nm. 9 
 10 
 11 
3.3.Tin sulfide solar cells  12 
Next, we performed current density–voltage (J-V) measurements on eleven identically processed 13 
SnS one-step deposition baseline devices and two-step deposition devices. The distribution of J-V 14 
curves measured in the dark and under 1 Sun illumination is shown in Figure 4a and 4b. While 15 
both sample sets—baseline (red lines) and two-step deposition (blue lines)—contain one heavily 16 
shunted cell each, we observe a broader performance spread across the baseline cells. In Figure 17 
4c, we compare the J-V curves of one representative one-step deposition baseline device (red lines) 18 
and one two-step deposition device (blue lines), indicating a high VOC of 370 mV and a low leakage 19 
current density of 18 nA/cm2 in short-circuit condition for the two-step deposition device. The 20 
solar cell characteristics of the two representative devices from Figure 4c are listed in Table II. 21 
Both devices were measured under similar conditions without a light mask at MIT. We observe a 22 
5.6% relative improvement in the VOC and 5.1% relative improvement in the FF for the two-step 23 
deposition device compared to the one-step deposition baseline device due to improvements in the 24 
shunt resistance Rsh by more than a factor of 3.5 under illumination and a factor of 30 in the dark. 25 
The JSC of the two-step deposition device, however, is 3.7% lower relative to the one-step 26 
 8 
deposition device. The overall device efficiency reveals a slight improvement by 7% relative from 1 
3.80% to 4.08% experimentally (see Table II).  2 
 3 
An independent J-V measurement on the representative baseline device was performed at NREL 4 
with and without light mask, indicating a 2 – 3% relative decrease in VOC and JSC and a 2 – 3% 5 
increase in the FF, when applying the light mask. Comparing the measurements at MIT and at 6 
NREL suggests that the JSC measurements at MIT yield an 8.5% overestimate. The VOC and FF 7 
measurements at MIT and NREL without light mask are within the statistical error.  8 
 9 
The shunt resistance Rsh was computed from the dark and illuminated J-V data in reverse bias for 10 
nine identically processed baseline and two-step deposition devices. We compare the light Rsh for 11 
the HT baseline and the HT+LT two-step deposition device in Figure 4d. We exclude two baseline 12 
and two-step deposition devices due to heavy shunting because we attribute the shunting in these 13 
cases to macroscopic shunts formed during sample handling. The median light Rsh improved from 14 
129 Ω cm2 for the one-step baseline devices to 469 Ω cm2 for the HT+LT two-step deposition 15 
devices (> factor of 3.5). The median dark Rsh improved from 134 Ω cm2 to 3997 Ω cm2 (factor of 16 
30).  17 
 18 
For the HT+LT device, we observe a Rsh reduction (factor of 8.5) upon illumination, which hints 19 
at some voltage-dependent collection efficiency. Note that the HT SnS bulk and the LT SnS 20 
overlayer are processed via different deposition techniques (thermal evaporation and atomic layer 21 
deposition) as well as at different temperatures. This may affect charge collection at the SnS 22 
absorber/buffer interface. Overall, the narrower distribution of the light Rsh indicates an improved 23 
performance reproducibility for the HT+LT devices with standard errors VRsh of 21 Ω cm2 24 
compared to 34 Ω cm2 for the baseline devices.  25 
 26 
 9 
 1 
Figure 4 Comparison of SnS solar cell data of the baseline device which includes a high-temperature (HT) absorber 2 
treatment and the two-step absorber deposition device which uses a low-temperature (LT) absorber overlayer on top 3 
of the HT treated absorber bulk. a and b show the distribution of J-V characteristics in the dark (dashed lines) and 4 
under 1 Sun illumination (solid lines) for eleven identically processed devices following the baseline processing 5 
protocol (plot a, red lines) and the two-step absorber deposition (plot b, blue lines), respectively. c directly compares 6 
the J-V data of two representative devices (baseline HT and two-step deposition HT+LT). d compares the illuminated 7 
shunt resistance Rsh of the baseline HT and two-step deposition HT+LT SnS devices, excluding heavily shunted 8 
devices. 9 
Table II Solar cell device data for the representative one-step deposition baseline and two-step deposition device 10 
characterized at MIT and at NREL, with and without light mask. 11 
Device Facility Light 
mask 
VOC  
[mV] 
JSC 
[mA/cm2] 
% FF % PCE 
One-step dep.  MIT No 350.8 19.9 54.3 3.80 
Two-step dep. MIT No 370.6 19.2 57.1 4.08 
One-step dep. NREL No 351.9 20.0 53.5 3.78 
One-step dep. NREL Yes 342.5 19.5 55.0 3.69 
 12 
 13 
4. Summary and Conclusions 14 
In this work, we have developed a simple approach to mitigate shunt losses in thin film solar cells 15 
that may result from pinhole formation in polycrystalline materials. By engineering a two-step 16 
absorber deposition method, we demonstrate a robust substrate-style device architecture, which 17 
 10 
appears to successfully eliminate through-thickness current pathways in the polycrystalline 1 
absorber bulk.  2 
 3 
We test this approach on tin sulfide (SnS) thin film solar cells as a proof-of-concept. The two-step 4 
deposition yields a more than 3.5x superior device shunt resistance under illumination compared 5 
to the more standard approach of using a semi-insulating buffer layer directly on top of the 6 
annealed absorber bulk. Improvements in the shunt resistance are correlated to gains in the open-7 
circuit voltage and fill factor, resulting in an overall device performance improvement from 4.15% 8 
to 4.44% (both devices measured at MIT). Even more importantly, the newly engineered devices, 9 
incorporating the two-step absorber deposition, reveal higher performance reproducibility. 10 
 11 
 12 
It is worth noting that the baseline devices used in this study were initially fabricated and 13 
characterized at MIT in February 2014. The here presented data in Figure 4c and Table II, however, 14 
were taken in March 2016 at MIT and NREL. Comparing the data sets from 2014 (see reference 15 
14) and 2016, we do not observe any evidence of materials degradation despite ambient air exposure 16 
for 24 months.  17 
 18 
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